TARU PUBLICATIONS
Journal of Information and Optimization Sciences cover
Hybrid ·Peer-reviewed·ISSN (Online): 2169-0103·ISSN (Print): 0252-2667

WoS  JIF 2026 : 0.4 (Q4)

Powered by:Powered by

Monthly Journal: Publishes theoretical and applied research on topics in information and optimization sciences.

Issues up to 2022 co-published with and available at:Taylor & Francis
submissions@tarupublications.com
Open Access Research Article

Source-to-source translation for code-optimization

* , ,

* Corresponding author · click or hover a name for details

pp. 407–416Vol. 44Issue 3April 2023DOI: 10.47974/JIOS-1350XML
Published Online:
11 Aug 2023
Article type:
Research Article
Language:
EN
Article no.:
JIOS-1350
Pages:
407–416

Abstract

Multi-core design intends to serve a large market with user-oriented and highproductivity management as opposed to any other parallel system. Small numbers of processors, a frequent feature of current multi-core systems, are ideal for future generation of CPUs, where automated parallelization succeeds on shared space architectures. The multi-core compiler optimization platform CETUS (high-level to high-level compiler) offers initiates automatic parallelization in compiled programmes. This compiler’s infrastructure is built with C programmes in mind and is user-friendly and simple to use. It offers the significant parallelization passes and also the underlying empowering techniques, allows source-to-source conversions, and delivers these features. This compiler has undergone numerous benchmark investigations (techniques) and approach implementation iterations. It might enhance the programs’ parallel performance. The main drawback of advanced optimising compilers, however, is that they don’t provide runtime details like the program’s input data. The approaches presented in this paper facilitatedynamic optimization using CETUS. The large amount of proposed compiler analyses and modifications for parallelization is the last point. To research the behaviour as well as the throughput gains, we investigated both non-CETUS based and CETUS based parallelized program features in this work.

Keywords

Subject Classifications

68N20 Theory of compilers and interpreters

References

[1] CETUS: A Source To-Source Compiler Infrastructure for Multicores in Computer”, (January 2010). DOI: 10.1109 /MC.2009.385 @ Source: IEEE Xplore,” by Chirag Dave et. al. 
[2] Parallel Programming with Polaris”, Computer, pp. 78–82, by W. Blume et. al. (December 1996). 
[3] Portable Compilers for OpenMP, OpenMP Shared-Memory Parallel Programming”, LNCS 2104, Springer Verlag, pp. 11–19, by S.-J. Min et. al. (2001).
[4] Automatic Parallelization with Cetus”, High-Performance Computing Laboratory, Purdue University School of Electrical and Computer Engineering, by Bae H. et. al. (2008).
[5] The Cetus Source-to-Source Compiler Infrastructure: Overview and Evaluation”, Int J Parallel Prog, 41, 753, Springer Verlag Media, LLC (2013), doi:10.1007/s10766-012-0211-z 2012, by Bae, H. et. al. 
[6] Automatic Parallelization Tools”, Proceedings of the World Congress on Engineering and Computer Science, Vol I, San Francisco, USA, October 24-26, 2012, by Ying Qian (2012). 
[7] Programming Language Design and Implementation”, (PLDI 06), Proceedings of the 2006 ACM SIGPLAN Conference, Practical Runtime Monitoring of Applications for Execution Anomalies, ACM Press, pp. 84–95, by L. Fei et. al.
[8] The Open Transactional Application Programming Interface”, IEEE CS Press, pp. 376-387, Proceedings of the 16th International Conference on Parallel Architecture and Compilation Techniques (PACT 07), by W. Baek et. al. (2007).
[9] Parallelizing Irregular C Codes Assisted by Interproceduralhape Analysis”, Proceedings of the 22nd IEEE International Symposium on Parallel and Distributed Processing (IPDPS 08), IEEE Press, pp. 1–12, by R. Asenjo et. al. (2008).
[10] Optimizing Irregular Shared-Memory Applications for Distributed-Memory Systems,” in Principles and Practice of Parallel Programming (PPoPP 06), Proceedings of the 11th ACM SIGPLAN Symposium, ACM Press, pp. 119–128, by A. Basumallik et. al. (2006).
[11] Parallel Architectures and Compilation Techniques”, In PACT ‘06 Proceedings of the 15th International Conference on, Fast, Automatic, Procedure-Level Performance Tuning, Pages 173–181, by Zhelong Pan et. al.
[12] Experiences in Using CETUS for Source-to-Source Transformations”, 17th International Workshop on Languages and Compilers for HP-Computing, USA, pp. 114, Springer-Verlag Berlin Heidelberg 2005, by Troy A. Johnson et. al.
[13] Implementation of Deadlock Analysis in Data Flow Graphs”, Journal of Information and Optimization Sciences, 13:1, 7383, DOI:10.1080/02522667. 1992. 10699093, by Bruce Brocka (1992). 

Views: 239Downloads: 75Citations: 1